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Abstract-Reduction of fixed-pattern noise in Base-Stored 
Image Sensor (BASIS) is achieved with the newly developed 
processes based on the ultra-clean technology. One is low ki- 
netic energy reactive ion etching to keep Si/ SiO, interface away 
from the plasma damage. The dark current decreases down to 
0.4 nA/cmZ. The other of these processes is native-oxide-free 
processing to suppress the growth of native oxide on Si surface. 
The uniformity of current gain in a bipolar transistor has been 
improved with the introduction of these processing methods. 
Further, these methods have been confirmed to improve the AI 
to n+ region contact exhibiting low and uniform contact resis- 
tance without any thermal annealing treatment. 
I. INTRODUCTION 
AGE sensors for high-definition television systems 
Kl, [21 require not only as many as 2 million picture 
sensing elements, but also wide dynamic range and high 
sensitivity. One such devices is an image sensor with am- 
plification function in each picture cell [3]-[8]. 
The operational principle of this image sensor is that 
the signal charges generated by incident light in a photo- 
diode are stored in a control electrode of a photo-transis- 
tor in order to amplify the signal charge. A bipolar im- 
aging device using a capacitor-loaded emitter-follower 
circuit, which is called Base-Stored Image Sensor (BA- 
SIS), has been demonstrated experimentally to exhibit 
wide dynamic range of 70.6 dB in a linear image sensor 
In order to obtain such a wide dynamic range using the 
image sensor with an amplification function in each pic- 
ture cell, it is essential that fixed pattern noise (FPN) 
should be negligibly small in the practical devices. FPN 
is mainly caused by the nonuniformities of dark current 
and current gain of the photo-transistor in each picture 
cell. Characteristics of dark current and current gain in a 
bipolar transistor were investigated, using monitor de- 
vices. 
[61. 
Manuscript received June 7, 1990; revised November 20, 1990. 
M. Miyawaki was with the Department of Electronics, Faculty of En- 
gineering, Tohoku University, Aoba-ku, Sendai 980, Japan. He is now 
with Canon Inc., 6770 Tamura. Hiratsuka-shi, Kanagawa Prefecture, 254 
Japan. 
T. Ohmi is with the Department of Electronics, Faculty of Engineering, 
Tohoku University, Aoba-ku, Sendai. 980 Japan. 
IEEE Log Number 9143221. 
This paper describes the improvement of uniformity 
achieved with a newly developed processes based on ultra 
clean technology [9]-[ 151. One of these processes is low 
kinetic energy reactive ion etching to keep Si / S O 2  inter- 
face away from plasma damage. The dark current at 45°C 
decreases down to 0.4 nA/cm2 in comparison with the 
conventional one of 2.0 nA/cm2 without any anneal treat- 
ment after etching. The other of these processes is native- 
oxide-free processing to suppress the growth of native ox- 
ide on the emitter nf-Si surface. The uniformity of the 
current gain in a photo-transistor has been improved with 
the introduction of native-oxide-free processing, which 
consists of the following processes: N2-gas-sealed wet 
cleaning using pure water with low dissolved oxygen (20 
ppb), wafer drying, wafer transporting and loading to a 
processing chamber in N2 gas ambient, and metal depo- 
sition by sputtering with low energy ion bombardment 
Further, A1 to nf region contact has been confirmed to 
have low and uniform contact resistance without any an- 
neal treatment using native-oxide-free processing. 
The reduction of the dark current using low kinetic en- 
ergy dry etching is described in Section 11. The improve- 
ment of the uniformity of current gain and contact resis- 
tance is presented in Section 111. 
[ I l l .  
11. LOW KINETIC ENERGY DRY ETCHING FOR 
REDUCTION OF DARK CURRENT 
In this section, the authors describe reduction proce- 
dures of dark currents in BASIS, relating to dry etching 
time dependence of dark current, the recovery of dry etch- 
ing damages by anneal treatment, and the relationship be- 
tween damages and bombarding ion energy during dry 
etching. It is confirmed that low kinetic energy dry etch- 
ing is able to prevent Si02/Si interface from generating 
the dark current. 
A .  Dark Current in BASIS 
BASIS imager is composed of three elements: one 
n-p-n bipolar photo-transistor for amplification of carriers 
generated by light, one capacitor for the control of base 
voltage at storage and readout operations, and one p-MOS 
transistor for isolation between adjacent cells and clamp 
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reset of base voltage, as shown in Fig. 1 [SI, where the 
photodiode consists of a base-collector junction of the 
n-p-n bipolar photo-transistor. Electron-hole pairs gen- 
erated by incident light are separated by the electrical field 
in the base-collector depletion region, releasing electrons 
to the collector. Holes are collected and stored in the base 
region. Therefore, the leakage current flowing into the 
base region becomes dark current in BASIS. The origin 
of the leakage current is classified into two groups. One 
is the surface current via the Si/Si02 interface states. It 
accounts for about 80% of the total dark current in a con- 
ventional BASIS. The other is the dark current, which is 
composed of the generation current in the base-collector 
depletion region and the diffusion current from the sub- 
strate. 
In this paper, our attention is focused on the surface 
leakage current. The dark current in the surface region is 
found to vary drastically with the polysilicon etching pro- 
cedure of the p-MOS gate and the capacitor. After the dry 
etching procedure of polysilicon layer with a thickness of 
4000 A on the p-base layer and impurity conFentration of 
1 x 10'' cm-3 through oxide film of 350 A in CF4-O2 
mixed gas plasma, the dark current level increases two 
and a half times more than that of the samples fabricated 
by using the wet etching of the solvent (HF : HN03 : H 2 0  
= 1 : 60 : 60). This result indicates that the dark current 
in the surface region is mainly caused by the plasma-in- 
duced damages during dry etching; i.e., the oxide to sil- 
icon interface damages resulting in degradation of elec- 
trical properties. 
B. Dark Current Increase Due to Dry Etching 
Fig. 2 illustrates the dark current density as a function 
of polysilicon dry etching time, where the current density 
is measured as a reverse current of the base-collector 
junction with an area of 2.5 X lop4  cm2 at a reverse-bias 
voltage of 3 V. The sample preparation is the same as that 
of the previous one [6]-[SI. 
As shown in Fig. 2, the dark current density scarcely 
increases in proportion to the etching time until the time 
when the polysilicon layer is just etched off, but it in- 
creases rapidly with the increase of the over-etching time 
just after the etching point of the polysilicon layer. It is 
seen in Fig. 2, furthermore, that the nonuniformity of the 
dark current in a wafer increases in proportion to the over- 
etching time just after the etching point, This means that 
the dry-etching-induced damages became remarkable dur- 
ing the over-etching when the oxide film in the p-base 
region is exposed to the etching plasma environment. An 
increase of fluctuations of the dark current due to the over- 
etching gives rise to an increase of FPN of BASIS. 
C. Recovery of Dry-Etching-Induced Damage by Anneal 
Treatment 
The following experiment was camed out to investi- 
gate the characteristics of the over-etching-induced dam- 






Fig. 1 .  (a) Schematic layout of BASIS imager showing three unit cells 
along with horizontal line. E is the contact hole for n+ emitter region. CO, 
is the capacitor for the control of base voltage. (b) Cross-sectional view 
along with A A '  line of the plan view (a). (c) Cross-sectional view along 
the B B '  line of the plan view (a). 
Q 01"""'12 0 30 60 90 120 
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Fig. 2. Dark current density as a function of polysilicon dry etching time. 
The dark current is measured by the reverse-bias current of the base-col- 
lector junction having an area of 2.5 X cm2 at a bias of 3 V.  Dry 
etching is camed out by CF,-02 mixture gas plasma. 
ages, particularly the recovery properties of the anneal 
treatment. 
An oxide layer of 650 A is formed on a p-n junction 
with a boron diffused area of 400 x 400 pm2 in an n-type 
substrate with a resistivity of 0.2 Q cm (Fig. 3(a)). The 
p-n junction covered with the oxide is exposed to the CF4- 
O2 mixed gas plasma exited by RF of 100 W and 13.56 
MHz at the working pressure of 150 mtorr during 60 s 
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Fig. 3. The process flow for a sample to investigate characteristics of the 
damages caused by exposure to plasma through an oxide layer. 
(Fig. 3(b)). The bombardment ion energy on the wafer 
surface under this condition is measured to be about 180 
eV [16]. After !his process, the oxide with thickness of 
more than 400 A still remains on the p-n junction. Then, 
the contact hole to p+ region is wet-etched and A1 film is 
deposited by electron-beam evaporation (Fig. 3(c)). Be- 
fore going to the A1 metallization process, most of the 
samples have suffered thermal annealing in N2 or ( N2 + 
H2 ) environment. 
Fig. 4 shows the effect of thermal annealing on the re- 
verse current density of the p-n junction. The reverse cur- 
rent density at room temperature varies from 0.1 to 0.5 
nA/cm2 before the anneal treatment, which is much larger 
than the 0.03 nA/cm2 of samples without the plasma ex- 
posure. It is confirmed that this tendency is very similar 
to the previous results, i.e., the increase of dark current 
in the n-p-n dipolar photo-transistor. In the case of the 
anneal treatment in N2 gas ambient for 30 min, a temper- 
ature as high as 1000°C is required to anneal out the dam- 
ages due to the exposure to the plasma environment. On 
the other hand, in the case of N2/H2 gas ambient (N2 : H2 
= 9 : l), the damages are removed by the anneal treatment 
for 30 min at temperatures as low as 400"C, as shown in 
Fig. 4. Judging from the results, it is assumed that an 
exposure of the oxide-covered p-n junction to the plasma 
yields dangling bonds in the Si/Si02 interface, and that 
the dangling bonds can be terminated by hydrogen atoms 
with anneal treatment in N2 /H2 gas ambient. 
I 
D. Low Kinetic Ion Energy Dry Etching 
In order to confirm that high-energy ions in the plasma 
produce the damages [ 171, we evaluated the bombarding- 
ion energy dependence of the reverse current as shown in 
Fig. 5 .  The horizontal axis is the bombarding ion voltage 
VbOmb, which is defined by the difference between the 
plasma potential and the substrate electrode voltage. The 
I vertical axis is the increment of the reverse current density 
of the p-n junction normalized by the bombarding ion flux 
RF Power l00W 
Pressure 0 :lSOmTorr 
3 
E 
Before 800°C lW"C 400T noexposure 
Anneal in N. in N* in N2+H2 to the plasma 
Fig. 4. Anneal treatment dependence of the reverse current density of the 
p-n junction exposed to plasma environment. 
Pressure 
5 2  
0 100 200 300 
Vbomb (V) 
Fig. 5. The bombarding ion energy dependence of the reverse current den- 
sity normalized by the bombarding ion flux, where J and Jo are the reverse 
current density of the p-n junction with and without exposure to the plasma 
environment, respectively. 
density in order to evaluate the damages caused by unit 
flux density. The sample preparation is the same as to that 
in Fig. 3. It is seen from Fig. 5 that the reverse current 
density starts to increase in proportion to the bombarding 
ion energy greater than a critical ion energy, i.e., 90 eV. 
The critical ion energy is maintained at the same level, 
such as 90 eV, for variations of gas working pressure from 
50 to 300 mtorr. 
As a result, dark current in the surface region is com- 
pletely eliminated by the introduction of a two-step RIE 
for polysilicon where the polysilicon is etched by reactive 
ions having low bombarding energy, lower than 90 eV at 
the final stage, and the total dark current of 0.4 nA/cm2 
is achieved without any anneal treatment. It is equivalent 
to that found in the samples fabricated by wet etching. 
111. NATIVE-OXIDE-FREE PROCESSING FOR UNIFORM 
CURRENT GAIN 
The uniformity of current gain is essential to BASIS 
with very low level FPN. This section describes the prob- 
lems of conventional polysilicon emitter, characteristics 
of native oxide growth, the necessity of native-oxide-free 
processing, and experimental results of contact resistance 
and uniformity of current gain of the bipolar transistor. 
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A .  Conventional Polysilicon Emitter 
The performance of bipolar transistors has been consid- 
erably improved by use of polysilicons as a diffusion 
source and a contact for the shallow emitter. This self- 
aligned structure enables the circuit with the bipolar tran- 
sistor to realize high density and high speed. In the poly- 
silicon emitter, the polysilicon/monosilicon interface 
structure greatly affects the bipolar transistor Characteris- 
tics. From XTEM examination, it is found that the oxide 
hyer exists at the interface,and its thickness is about 20 
A .  It has been reported [18]-[21] that a bipolar transistor 
with a low base current has been obtaingd by growing this 
thin oxide layer at the interface. This oxide is considered 
to act as a tunneling barrier against hole injection into the 
polysilicon. It is, however, difficult tb cbntrol both the 
thickness and the quality of the oxide because the native 
oxide layer [22], [23] grows even at room temperature in 
air and in pure water where there oxygen and water co- 
exist (moisture). Therefore, it is considered difficult for 
the conventional polysilicon emitter structure to realize 
uniform current gain of photo-transistors on the entire 
wafer surface. 
B. Native Oxide Growth 
Fig. 6 shows the thickness of the native oxide as a func- 
tion of the exposure time of wafers to air at room tem- 
perature, where the moisture level in the air is about 1.2 % . 
The growth rate of the native oxide on the n+-Si is faster 
than that on lightly doped or pf-Si. Therefore, it is rather 
impractical to control the thickness of the native oxide 
layer grown on the nf  emitter surface. On the other hand, 
it is indicated from Fig. 6 that the native oxide hardly 
grows during 7 days in air where,the H 2 0  concentration 
is set at very low levei (less than 0.1 ppm). TFese results 
clearly indicate that the native oxide growth at room tem- 
perature requires the environment of co-existence of ox- 
ygen and moisture. 
function 
of the immersion time of wafers iu ultra pure water at 
room temperature for different dissolved oxygen concen- 
trations such as 9,0.6,  and 0.04 ppm in water. The growth 
rate of the native oxide on the nf-Si is faster than that on 
the n-Si in pure water at the initi!l stage but tends to sat- 
urate to the film thickness of 10 A while the native oxide 
growth continues on the n-Si. This result corresponds to 
a previous result in air. The native oxide thickness be- 
comes thin as the dissolved oxygen concentration is low- 
ered. Judging from these results on the native oxide 
growth in air and in pure water, the native oxide growth 
on the Si wafer surface at room temperature requires co- 
existence of oxygen and moisture. 
Fig. 7 shows the native oxide tHickness as 
C. Native-Oxide-Free Processing 
In order to suppress the native oxide growth on the Si 
surface, it is necessary i) to use ultra pure water with low 
dissolved oxygen concentration, ii) to cover the wafer 
rinsing vessel by gas ambient with low oxygen concentra- 
loo LO’ io’ io’ io4 10’ 
Time (mid 
Fig. 6. Thickness of native oxide plotted as a function of the exposure 
time of wafers to air at room temperature, where the moisture levels are 
set at 1.2% and a level of less than 0.1 ppm. 
Time (min) 
Fig. 7. Thickness 9f native oxide as a function of immersion time of waf- 
ers in ultrapure water at room temperature for different dissolved oxygen 
concentrations such as 9, 0.6, and 0.04 ppm. 
tion to prevent the diffusion of oxygen in the ambient into 
the ultra pure water and iii) to lower the moisture in the 
ambient ducng the wafer transport to the equipment. 
Therefore, new wet cledning apparatus has been devel- 
oped in which ultra pure water and a diluted HF vessel 
are sealed by N; gas: Fig. 8 shows the block diagram of 
this equipment which consists of & gas lines to form N2 
ambient and to dry the wafer surface. The supply system 
of ultra phre water and the real time monitors of the ox- 
ygen concentrations in the equipment and of the dissolved 
oxygen in the rinsing water are also mounted on this ap- 
paratus. By using this apparatus, the wafer is chemically 
etched with diluted HF acid dip, rinsed in the pure water 
with low dissolved oxygen of 20 ppb, dried by blowing 
N2 gas, and put into the water case to be transported to a 
processing chamber in N2 ambient with an oxygen con- 
centration of less than 10 ppm. We call this process the 
N-process. 
In order to confirm the effect of the N2-gas-sealed rins- 
ing and drying process on the suppression of the native 
oxide growth, the existence of a naitive oxide layer on the 
nf-Si SurfaFe ha$ been evaluated by X-ray photo-electron 
spectroscopy (XPS). Fig. 9 illusttates the XPS Si,, spec- 
tra from silicon oxide on the n+-Si surface obtained by 
the N-process and by the conventional process (C-pro- 
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Fig. 9. XPS Si,, spectra of n+-Si surface in the N-process (solid line) and 
the C-process (dashed line). 
cess). The difference between the N-process and the 
C-process is the dissolved oxygen concentration in the ul- 
tra pure water at the rinsing process (20 ppb in the 
N-process, 600 ppb in the C-process) and the environ- 
ment in the rinsing, drying, and transporting (pure N2 gas 
environment in the N-process, and air in the C-process) 
as shown in Table I. The area of Si2p peaks from SiO, (0 
< x 5 Z), which corresponds to the thickness of the na- 
tive oxide on the Si surface, is significantly lower in the 
N-process than that in the C-process in Fig. 9. The ,N- 
process, therefore, ih very effective in preventing the na- 
tive oxide layers from growing on the n+-Si surface. 
D. Contact Resistance 
To evaluate the electrical properties of the nf-Si sur- 
face, the contact resistance is measured by the four-point 
probe Kelvin method [24]. The n+ regions are formed by 
implanting i x 10l6 cmP2 of arsenic at 70 keV and an- 
nealing at a temperature of 1000°C for 10 min in NZ gas 
ambient. AS a result, the sheet resistance and the surface 
carrier concentration of the n f  region are 30 Q / O  and 
0.8 X lo2' ~ m - ~ ,  respectively. In the A1 sputtering cham- 
ber [25], the in situ substrate surface cleaning [26] is car- 
ried out in order to remove the absorbed impurity mole- 
cules such as moisture molecules by low kinetic energy 
Ar ion bombardment with an energy of 2 or 3 eV at the 
working gas pressure of 8 X torr, and then A1 films 
are deposited on the substrate under the optimum condi- 
tion of bombarding Ar ion of 50 eV at the working pres- 
sure of 3 x torr at room temperature. The measured 
contact resistance of samples in the N-process becomes as 
TABLE I 
PROCESS FLOW OF NEWLY DEVELOPED Nz GAS SEALED PROCESS 




Process Flow (N-Process) (C-Process) 
diluted ambient N2 air 
HF dip 
ambient N2 air 




Wafer transport ambient N2 air 
AI deposition bias sputtering bias sputtering 
small as 0.4 pQ * cm2 without any thermal treatment, as 
illustrated in Fig. 10. This value is nearly equal to the 
conventional value obtained after 450-500°C anneal [27], 
[28]. Furthermore, it is seen from Fig. 10 that nonuni- 
foy i ty  of the contact resistance in the wafer in the 
N-process is decreased by a factor of 3 compared to that 
in the C-process. Therefore, this N-process is very effec- 
tive in obtaining low and stable emitter contact resistance 
of the photo-transistor in each picture cell. 
The N-process consists of N2 gas sealed cleaning and 
drying process, wafer transport in N2 environment, and 
A1 deposition by low-energy ion bombardment bias sput- 
tering. All these processes are indispensable to obtain 
good electrical properties of the metal to Si interface. Ig- 
noring any one of these processes leads to the degradation 
of these characteristics. As for wafer transport, the con- 
tact resistance and Its nonuniformity become degraded 
when the wafer surface is exposed to the clean room 
atmosphere at a temperature of 23°C and relative humid- 
ity of 40% for 30 min after the cleaning and drying in N2 
gas ambient, as shown in Fig. 11. From this result, it is 
confirmed that the wafer transport in N2 environment is 
also important for the native-oxide-free processing. 
E. Uniformity of Cirrent Gain 
We have fabricated bipolar transistors in order to con- 
firm that the native-oxide-free processing improves the 
uniformity of current gain. An n+ emitter region (100 X 
100 pm2) on a p-base layer is formed by implanting 5 X 
lOI5 cm-2 of arsenic at 70 keV and annealing at a tem- 
perature of 1050°C for 30 min in N2 gas ambient. The 
contact layer for the n+ emitter region is not fabricated by 
LPCVD polysilicon by A1 deposited by rf-dc coupled 
mode bias sputtering [ 1 11, [25]. This is because the resid- 
ual oxygen and moisture in LPCVD chamber gives rise to 
the oxidation of the n+ emitter surface under relatively 
high temperature of about 600°C prior to polysilicon dep- 
osition, while, in the rf-dc coupled mode bias sputter, 
A1 is deposited under the base pressure of lo-'' torr at 
room temperature [ l  I], [25]. The absence of oxygen and 
moisture suppresses the growth of oxide on the n'-Si sur- 
face. The collector and the base current are observed as a 
function of the base-emitter bias for samples fabricated 
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Q I  I 
0.0 L I I 
0 10 20 30 40 50 
Contact Area ( P m' ) 
Fig. 10. Contact resistances of AI to n+-Si as a function of contact hole 
size in the N-process and the C-process. 
I AI - n+ s i  Contact I 
- -  --i-- G - -  
.;-- 
0.0 I 1 
0 10 20 30 40 50 
Contact Area ( U m' ) 
Fig. 11. Wafer transport ambient dependence of contact resistances of AI 
to n'-Si as a function of contact hole size. 
in the N-process and the C-process, as illustrated in Fig. 
12. No difference in the collector current has been found 
between the N-process and the C-process because the dif- 
ference of the contact resistance in the two processes can 
be neglected owing to the large contact area. The differ- 
ence in the base current, however, is very clear in Fig. 
12, which becomes more significant in the lower base cur- 
rent region. The base current in the C-process is always 
smaller than that of the N-process. The holes injected into 
the n+ emitter region from the p base are able to reach the 
interface of the metal and Si because the junction depth 
of the n+ emitter is about 0.2 pm. The natiye oxide layer 
formed in the C-process is as thin as 2-3 A ,  but is con- 
sidered to play a role of a barrier layer against the holes. 
Further, the nonuniformity of the base and collector 
current of the bipolar transistors in a wafer is measured, 
which is defined as 
A I  I - I  
I I 
_ -  - -  - 
where I is base or collector current and I is the average 
value of I in a wafer. 
The nonuniformity of the collector current A Z J I ~  in 






~ I 2  
0.0 0.2 0.4 0.6 0.8 1.0 
Base - Emitter bias (VI 
Fig. 12. Gummel plots of bipolar transisters fabricated in the N-process 
(solid) and the C-process (dashed). 
e + 4 1  F \ ~  I 
0.4 0.6 0.8 1.0 
Base - Emitter bias (V) 
Fig. 13. Nonuniformity of base current and current gain as a function of 
base-emitter bias. 
hand, the nonuniformity of base current A I B / i B  in the 
C-process is larger than that in the N-process as shown in 
Fig. 13. This result corresponds to the dc characteristics 
of (N or C) process dependence of base and collector cur- 
rent. 
This is because in the C-process the fluctuation of the 
native oxide layer on each n+ emitter surface causes non- 
uniformity of the recombination rate of holes injected into 
the n+ emitter region at the metal-Si interface. 
On the other hand, the nonuniformity of the current gain 
hFE is given by 
because the nonuniformity of the base current is indepen- 
dent of that of the collector current. From the experimen- 
tal results 
(3) 
Consequently, the nonuniformity of current gain h ,  is 
mainly determined by that of the base current 
(4) A ~ F E  - - 
%FE I B  
The uniform current gain has been achieved by the native- 
oxide-free processing due to the improvement of the uni- 
formity of the base current. 
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IV. CONCLUSIONS 
A future image sensor is required to realize a much 
higher resolution as well as higher quality. An imager with 
amplification capability in each picture cell is one of the 
promising devices with high sensitivity and wide dynamic 
range. In order to realize such an imager, it is necessary 
to get rid of FPN, which is mainly caused by nonuniform- 
ity of both dark current and current gain of the photo- 
transistor in each cell. 
The total dark current of 0.4 nA/cm2 is achieved by 
suppressing nearly all dark current generated at the 
Si02/Si interface using low kinetic ion energy dry etch- 
ing technique. On the other hand, the nonuniformity of 
current gain in the bipolar transistor is caused by the na- 
tive oxide layer on the n+ emitter region because it is dif- 
ficult to control both the thickness and the quality of the 
native oxide. In order to solve the problem, native-oxide- 
free processing has been developed; N2-gas-sealed wet 
cleaning using pure water with low dissolved oxygen (20 
ppb) , wafer drying, wafer transporting, and wafer loading 
to the processing chamber in N2 gas environment and 
metal deposition by sputtering with low-energy ion bom- 
bardment. The uniformity of current gain has become less 
than 2% in a wide range of collector current by the intro- 
duction of this newly developed processing technique. 
From both experimental results of monitor transistors, 
the emitter dark voltage nonuniformity A VEd and the dy- 
namic range are assumed to be 0.5 mV and 70 dB, re- 
spectively, for a typical area sensor using the analytical 
equations of BASIS [29]. The main component of the 
nonuniformity AVEd is caused at the transient reset and 
readout operation due to the nonuniformity of current gain 
rather than that of dark current. Therefore, further im- 
provement of the current gain uniformity is required to 
obtain a wider dynamic range. 
ACKNOWLEDGMENT 
The authors wish to thank Assoc. Prof. T.  Shibata and 
Y. Yagi for useful discussions. This study was performed 
in the Super Clean Room at the Laboratory for Micro- 
electronics, the Research Institute of Electrical Commu- 
nication, Tohoku University, Sendai, Japan. 
REFERENCES 
[ I ]  S .  Manabe, Y. Matsunaga, M. Iesaka, S .  Uya, A. Furukawa, K. 
Yano, H. Nozaki, Y. Endo, Y. Egawa, Y. Ide, M. Kimura, and N. 
Harada, “A 2-million pixel CCD imager overlaid with an amorphous 
silicon photoconversion layer,” in ISSCC Dig. Tech. Papers, pp. 50- 
51, Feb. 1988. 
[2] K. Yamamoto, T. Iizuka, S .  Nakamura, K. Karada, K. Wada, M. 
Negishi, H. Yamada, T. Tunakawa, K. Shinohara, T .  Ishimaru, Y. 
Kamide, T. Yamasaki. and M. Yamagishi, “A 2 million pixel FIT- 
CCD image sensor for HDTV camera system,” in ISSCC Dig. Tech. 
Papers, pp. 214-215, Feb. 1990. 
131 M. A. Schuster and G. Strull, “A monolithic mosaic of photon sen- 
sors for solid-state imaging applications,” IEEE Trans. Electron De- 
vices, Vol. ED-13, no. 12, pp. 907-912, Dec. 1966. 
[4] P. K. Weimen, F. V. Shallcross, and V. L. Frantz, “Phototransistor 
array of simplified design,” IEEE J. So/id-State Circuits, vol. SC-6, 
pp. 135-136. June 1971. 
[5] N. Tanaka, T .  Ohmi, and Y. Nakamura, “A novel bipolar imaging 
device with self-noise reduction capability.” IEEE Trans. EIectron 
Devices, vol. 36, pp. 31-38, Jan. 1989. 
[6] N. Tanaka, T. Ohmi, Y. Nakamura, and S .  Matsumoto, “A low- 
noise Bi-CMOS linear image sensor with auto-focussing function,” 
IEEE Trans. Electron Devices, vol. 36, pp. 39-45, Jan. 1989. 
[7] N. Tanaka, S .  Hashimoto, S. Sugawa, M. Morishita, S. Matsumoto, 
and T. Ohmi, “A 310K pixel bipolar imager (BASIS),” IEEE Trans. 
Electron Devices, vol. 37, no. 4, pp. 964-971, Apr. 1990. 
[8] F. Andoh, K. Taketoshi, J. Yamazaki. M. Sugawa, Y. Fujita. and 
K. Mitani, “A 250,000-pixel for high-speed television cameras,” in 
ISSCC 9 0 D i g .  Tech. Papers, pp. 212-213, Feb. 1990. 
191 T. Ohmi, “Soft and clean technologies for submicron LSI.” in  Proc. 
1986 SEMI Technology Symp.. pp. A. I .  1 -A. 1.2 I . ,  Dec. 1986. 
[IO] T. Ohmi, N. Mikoshiba, and K.  Tsubouchi, “Super clean room sys- 
tem-ultra clean technology for submicron LSI fabrication.” in ULSI 
Science and Technology/I987, S .  Broydo and C.  M. Osburn, Eds. 
Pennington, NJ: The Electrochem. Soc., 1987, pp. 761-785. 
[ 1 I] T. Ohmi, H. Kuwabara, T .  Shibata, and T.  Kiyota, “RF-DC coupled 
mode bias sputtering for ULSI metallization,” in ULSI Science and 
Technology/l987, S .  Broydo and C. M. Osburn, Eds. Pennington. 
NJ: The Electronchem. Soc., 1987, pp. 574-592. 
[ 121 T.  Ohmi, J. Murota, Y. Kanno, Y. Mitsui, K. Sugiyama, K. Kawa- 
saki, and H. Kawano, “Ultra clean gas delivery system for ULSI 
fabrication and its evaluation,’’ in ULSI Science and Technology/ 
1987, S .  Broydo and C. M. Osbum. Eds. Pennington, NJ: The 
Electrochem. Soc., 1987, pp. 805-821. 
1131 T. Ohmi, “Ultraclean technology: ULSI processing’s crucial fac- 
tor,” Microcontamination. vol. 6 ,  no. IO,  pp. 49-58, Oct. 1988. 
141 -, “Science of ultra clean systems,’’ Oyobutsuri (Japan Soc. App. 
Phys.), vol. 58, no. 2. pp, 193-211, Feb. 1989. 
151 -, “Proposal for advanced semiconductor manufacturing equip- 
ment-An approach to automated IC manufacturing-,” in V. Akins, 
Ed., Automated IC Manufacturing. Pennington, NJ: The Electro- 
chem. Soc., 1990, pp. 3-18. 
161 H. Fukui, Y. Kasama, and T .  Ohmi, “Plasma analysis and etching 
characteristics in reactive ion etching,” to be submitted to IEEE 
Trans. Semicond. Manuf. 
171 K. H. Ryden and H. Norstrom, “Oxide breakdown due to charge 
accumulation during plasma etching,” J. Electrochem. Soc.: Solid- 
StateSci. Technol., vol. 134, no. 12, pp. 3113-3118, Dec. 1987. 
[ 181 B. Soerowirjo, P. Ashbum, and A. Cuthbertson, “The influence of 
surface treatments on the electrical characteristics of polysilicon 
emitter bipolar transistors,” in IEDM Tech. Dig. ,  pp. 668-671, Dec. 
1982. 
[ 191 P. Ashbom and B. Soerowirdjo, “Comparison of experimental and 
theoretical results on polysilicon emitter bipolar transistor,” IEEE 
Trans. Electron Devices, vol. ED-31, pp. 853-860, July 1984. 
[20] Y. H. Kwark, R. Sinton, and R. M. Swanson, “SIPOS hetrojunction 
contacts to silicon,” in IEDM Tech Dig.,  pp. 742-745, Dec. 1984. 
[21] G. L. Patton, J. C. Brauman, and J.  D. Plummer. “Characterization 
of bipolar transistors with polysilicon emitter contacts,” in Symp. 
VLSI Tech. Dig. Papers, pp. 54-55, Sept. 1984. 
[22] M. Morita, T .  Ohmi, E. Hasegawa, M. Kawakami, and K. Suma, 
“Control factor of native oxide growth on silicon in air or in ultrapure 
water,” Appl. Phys. Lett . ,  vol. 55. no. 6 ,  pp. 562-564, Aug. 1989. 
[23] M. Morita, T. Ohmi, E. Hasegawa, M. Kawakami and M. Ohwada, 
“Growth of native oxide on silicon surface,” J. App/. Phys., vol. 68, 
no. 3, pp. 1272-1281, Aug. 1990. 
[24] S .  J. Proctor, L. W. Linholm, and J .  M. Mazer, “Direct measure- 
ments of interfacial contact resistance and interfacial contact layer 
uniformity,” IEEE Trans. Electron Devices, vol. ED-30, no. 1 I ,  pp. 
[25] T. Ohmi, H. Kuwabara, S .  Saitoh, and T. Shibata, “Formation of 
high-quality pure aluminum films by low-kinetic-energy particle 
bombardment,” J. Electrochem. Soc., vol. 137, no. 3, pp. 1008- 
1016, Mar. 1990. 
1261 T. Ohmi, T .  Ichikawa, T. Shibata, K .  Matsudo, and H. Iwabuchi. 
“In situ substrate-surface cleaning for very low temperature silicon 
epitaxy by low-kinetic-energy particle bombardment,” Appl. Phys. 
Lett.,  vol. 53, no. I ,  pp. 45-47. July 1988. 
(271 T. J .  Faith, R. S.  h e n ,  S .  K.  Plante, and J .  J. O’Neill, Jr., “Contact 
resistance: AI and AI-Si to diffused n+ and p +  silicon,” J. Vac. Sci. 
Technol., vol. A I ,  no. 2,  pp. 443-448, Apr.-Jun. 1983. 
[28] H. H. Berger, “Contact resistance and contact resistivity,” J .  Elec- 
trochem. Soc.,  vol. 119. no. 4 ,  pp. 507-514. Apr. 1972. 
[291 Y. Nakamura, H. Ohzu, M. Miyawaki, N. Tanaka, and T. Ohmi, 
“Design of bipolar imaging device (BASIS),” this issue. pp. 1028- 
1036. 
1535-1542, NOV. 1983. 
Authorized licensed use limited to: TOHOKU UNIVERSITY. Downloaded on March 10,2010 at 01:53:03 EST from IEEE Xplore.  Restrictions apply. 
